



General Description

The MAX9583/MAX9584/MAX9585 are small, low-power, multichannel video amplifiers with integrated reconstruction filters. Specially suited for standard-definition video signals, these devices are ideal for a wide range of television, set-top box, and portable applications.

The MAX9583/MAX9584/MAX9585 inputs can be directly connected to the outputs of a video digital-toanalog converter (DAC). The reconstruction filter typically has ±1dB passband flatness at 8.5MHz and 55dB attenuation at 27MHz. The amplifiers have a 2V/V gain and the outputs can be DC-coupled to a 75Ω load which is the equivalent of two video loads, or AC-coupled to a 150 Ω load.

The MAX9583/MAX9584/MAX9585 operate from a 2.7V to 3.6V single supply and are specified over the -40°C to +125°C automotive temperature range. The MAX9583 is offered in a small, 6-pin thin SOT23 package. The MAX9584 is offered in a small, 8-pin µMAX® package, and the MAX9585 is offered in a small, 10-pin µMAX package.

Applications

Set-Top Boxes **Televisions**

Portable

Features

- ◆ Dual- (MAX9583), Triple- (MAX9584), and Quad- (MAX9585) Channel Devices
- ♦ 8.5MHz, ±1dB Passband
- ♦ 55dB Attenuation at 27MHz
- ♦ Fixed Gain of 2V/V
- **♦ Low Power: 3.5mA per Channel**
- ♦ 2.7V to 3.6V Single-Supply Operation
- ♦ Small SOT23 and µMAX Packages

Ordering Information

PART	PIN-PACKAGE	CHANNELS	PKG CODE
MAX9583AZT+T	6 Thin SOT23-6	2	Z6+1
MAX9584AUA+T	8 µMAX-8	3	U8+1
MAX9585AUB+T	10 μMAX-10	4	U10+2


Note: All devices are specified over the -40°C to +125°C operating temperature range.

T = Tape and reel.

Pin Configurations and Selector Guide located at end of data sheet.

uMAX is a registered trademark of Maxim Integrated Products. Inc.

Block Diagrams



Maxim Integrated Products 1

⁺Denotes a lead-free package.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +4V	8-Pin µMAX (derate 4.5mW/°C above +70°C)362mW
IN_ to GND0.3V to +4V	10-Pin µMAX (derate 5.6mW/°C above +70°C)444mW
OUT_ Short-Circuit Duration to VDD, GNDContinuous	Operating Temperature Range40°C to +125°C
Continuous Input Current	Junction Temperature+150°C
IN±20mA	Storage Temperature Range65°C to +150°C
Continuous Power Dissipation (T _A = +70°C)	Lead Temperature (soldering, 10s)+300°C
6-Pin Thin SOT23 (derate 9.1mW/°C above +70°C)727mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.3V, GND = 0V, R_L = no load, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Supply Voltage Range	V_{DD}	Guaranteed by PSRR		2.7		3.6	V	
Supply Current	I _{DD}	Per channel	Per channel		3.5	7	mA	
Input Voltage Range	VIN	Guaranteed by DC	$V_{DD} = 2.7V$	0	0 1.09	1.05	V _{P-P}	
Input voltage hange	VIN	voltage gain	$V_{DD} = 3V$	0		1.2	VP-P	
Input Current	I _{IN}	$V_{IN} = 0V$			0.6	10	μΑ	
Input Resistance	RIN				25		МΩ	
DO Velta na Osin (Nata O)	Δ	D 4500 to 0ND	$V_{DD} = 2.7V,$ $0V \le V_{IN} \le 1.05V$	1.92	2	2.04	V/V	
DC Voltage Gain (Note 2)	Av	$R_L = 150\Omega$ to GND	$V_{DD} = 3V$, $0V \le V_{IN} \le 1.2V$	1.92	2	2.04		
DC Gain Matching		Guaranteed by DC voltage gain		-2	0	+2	%	
Output Level		Measured at V_{OUT} , $V_{IN} = 0V$, $R_L = 150\Omega$ to GND		0.210	0.300	0.410	V	
		Measured at output, $V_{DD}=2.7V$, $0V \le V_{IN} \le 1.05V$, $R_L=150\Omega$ to -0.2V Measured at output, $V_{DD}=2.7V$, $0V \le V_{IN} \le 1.05V$, $R_L=150\Omega$ to $V_{DD}/2$ Measured at output, $V_{DD}=3V$, $0V \le V_{IN} \le 1.2V$, $R_L=150\Omega$ to -0.2V Measured at output, $V_{DD}=3V$, $0V \le V_{IN} \le 1.2V$, $V_{DD}=3V$, V_{DD			2.1			
					2.1			
Output-Voltage Swing					2.4		V _{P-P}	
					2.4			
		Measured at output, $V_{DD} = 3.135V$, $0V \le V_{IN} \le 1.05V$, $R_L = 75\Omega$ to -0.2V			2.1			
Output Short-Circuit		Short to GND (sourcing)			140		A	
Current		Short to V _{DD} (sinking)			70		mA	
Output Resistance	Rout	$V_{OUT} = 1.5V$, $-10mA \le I_{LOAD} \le 10mA$			0.2		Ω	
Power-Supply Rejection	PSRR	$2.7V \le V_{DD} \le 3.6V$		48			dB	
Ratio	ronn	$f = 1MHz$, $100mV_{P-P}$			29			

² _______/N/1XI/M

ELECTRICAL CHARACTERISTICS (continued)


(V_{DD} = 3.3V, GND = 0V, R_L = no load, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C) (Note 1)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
		±1dB passband flatness			8.5		MHz		
Standard-Definition Reconstruction Filter		., ., .	f = 5.5MHz		-0.15				
		V _{IN} = 1V _{P-P} , reference frequency is 100kHz	f = 9.5MHz		-3		dB		
		f f	f = 27MHz		-55				
Differential Gain	DG	'	5-step modulated staircase of 129mV step size and 286mV peak-to-peak subcarrier amplitude, = 4.43MHz		0.1		%		
Differential Phase	DP	5-step modulated staircase of 129mV step size and 286mV peak-to-peak subcarrier amplitude, f = 4.43MHz			0.4		Degrees		
2T Pulse-to-Bar K Rating		2T = 200ns, bar time is 18µs. The beginning 2.5% and the ending 2.5% of the bar time are ignored			0.6		K%		
2T Pulse Response		2T = 200ns			0.2		K%		
2T Bar Response		2T = 200ns, bar time is 18µs. The beginning 2.5% and the ending 2.5% of the bar time are ignored			0.2		K%		
Nonlinearity		5-step staircase			0		%		
Group Delay Distortion		100kHz ≤ f ≤ 5.5MHz, outputs are 2V _{P-P}			9		ns		
Peak Signal to RMS Noise		100kHz ≤ f ≤ 5.5MHz		100kHz ≤ f ≤ 5.5MHz			71		dB
Output Impedance		f = 5.5MHz		Hz 4.8			Ω		
All Hostile Crosstalk		f = 4.43MHz			-64		dB		


Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$. Specifications over temperature limits are guaranteed by design. **Note 2:** Voltage gain (Ay) is a two-point measurement in which the output voltage swing is divided by the input voltage swing.

Typical Operating Characteristics

 $(V_{DD} = \overline{SHDN} = 3.3V)$, video outputs have $R_L = 150\Omega$ connected to GND, $T_A = +25^{\circ}C$, unless otherwise noted.)









_Typical Operating Characteristics (continued)


 $(V_{DD} = \overline{SHDN} = 3.3V)$, video outputs have $R_L = 150\Omega$ connected to GND, $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DD} = \overline{SHDN} = 3.3V)$, video outputs have $R_1 = 150\Omega$ connected to GND, $T_A = +25^{\circ}C$, unless otherwise noted.)


















Pin Description


MAX9583	MAX9584	MAX9585	NAME	FUNCTION	
6 SOT23	8 µMAX	10 µMAX	INAIVIE	FUNCTION	
2	4	5	GND	Ground	
3	1	1	INA	Video Input A	
1	2	2	INB	Video Input B	
_	3	3	INC	Video Input C	
_	_	4	IND	Video Input D	
4	7	9	OUTA	Video Output A	
6	6	8	OUTB	Video Output B	
_	5	7	OUTC	Video Output C	
_	_	6	OUTD	Video Output D	
5	8	10	V_{DD}	Positive Power Supply. Bypass to GND with a 0.1µF capacitor.	

Typical Application Circuits



6 ______ /N/XI/M

Typical Application Circuits (continued)



Detailed Description

The MAX9583/MAX9584/MAX9585 filter and amplify the video DAC output in applications such as set-top boxes and televisions. These devices consist of input buffers, lowpass filters, and gain of 2V/V output amplifiers capable of driving a standard 150 Ω video load to ground.

Inputs

The video inputs should be directly connected to the output of the video current DAC. DC coupling ensures that the input signals are ground referenced so that the sync tip of composite or luma signals is within 50mV of ground and the blank level of the chroma signal is between 0.5V and 0.65V. Since the input buffers are identical, any standard-definition video signal can be applied to those inputs provided the signal is between ground and 1.05V when $V_{DD} = 2.7V$. For example, three composite video signals could be applied to INA, INB, and INC of the MAX9584. The RGB set or the YPbPr set can also be inputs to INA, INB, and INC of the MAX9584.

Video Filter

The filter passband (±1dB) is typically 8.5MHz, which makes the device suitable for standard-definition video signals from all sources (e.g., broadcast and DVD). Broadcast video signals are channel limited: NTSC signals have 4.2MHz bandwidth and PAL signals have 5MHz bandwidth. Video signals from a DVD player, however, are not channel limited, so the bandwidth of DVD video signals can approach the Nyquist limit of 6.75MHz. (Recommendation ITU-R BT.601-5 specifies 13.5MHz as the sampling rate for standard-definition video). Therefore, the maximum bandwidth of the signal is 6.75MHz. To ease the filtering requirements, most modern video systems oversample by two times, clocking the video current DAC at 27MHz.

Outputs

The video output amplifiers can both source and sink load current, allowing output loads to be DC- or AC-coupled. The amplifier output stage needs approximately 300mV of headroom from either supply rail. The devices have an internal level-shift circuit that positions the sync tip at approximately 300mV at the output. The blank level of the chroma output is positioned at approximately 1.3V if the blank level of the chroma input signal is 0.5V. The blank level of the chroma output is positioned at approximately 1.5V if the blank level of the chroma input signal is 0.6V.

If the supply voltage is greater than 3.135V (5% below a 3.3V supply), each amplifier can drive two DC-coupled video loads to ground. If the supply is less than 3.135V, each amplifier can drive only one DC-coupled or AC-coupled video load.

Applications Information

Reducing Power Consumption in the Video DACs

The MAX9583/MAX9584/MAX9585 have high-impedance input buffers that work with source resistances as high as 1000Ω . To reduce power dissipation in the video DACs, the DAC output resistor can be scaled up in value. The reference resistor that sets the reference current inside the video DACs must also be similarly scaled up. For instance, if the output resistor is 37.5Ω , the DAC must source 26.7mA when the output is 1V. If the output resistor is increased to 300Ω , then the DAC only needs to source 3.33mA when the output is 1V.

There is parasitic capacitance from the DAC output to ground. That capacitance, in parallel with the DAC output resistor, forms a pole that can potentially roll off the frequency response of the video signal. For example, 300Ω in parallel with 50pF create a pole at 10.6MHz. To minimize this capacitance, reduce the area of the signal trace attached to the DAC output as much as possible, and place the MAX9583/MAX9584/MAX9585 as close as possible to the video DAC outputs.

AC-Coupling the Outputs

The outputs can be AC-coupled since the output stage can source and sink current as shown in Figure 1. Coupling capacitors should be 220 μF or greater to keep the highpass filter, formed by the 150Ω equivalent resistance of the video transmission line, to a corner frequency of 4.8Hz or below. The frame rate of PAL systems is 25Hz, and the frame rate of NTSC systems is 30Hz. The corner frequency should be well below the frame rate.

Power-Supply Bypassing and Ground

The MAX9583/MAX9584/MAX9585 operate from a single-supply voltage down to 2.7V, allowing for low-power operation. Bypass V_{DD} to GND with a 0.1µF capacitor. Place all external components as close as possible to the device.





Figure 1. AC-Coupled Outputs

_Block Diagrams (continued)




10 ______/N/XI/M

MAX9583/MAX9584/MAX9585

Dual, Triple, and Quad Standard-Definition Video Filter Amplifiers with DC-Coupled Input Buffers

Pin Configurations



Selector Guide

PART	PIN-PACKAGE	PACKAGE SIZE	CHANNELS	TOP MARK	PKG CODE
MAX9583AZT+	6 Thin SOT23-6	2.9mm x 1.6mm	2	AADJ	Z6+1
MAX9584AUA+	8 μMAX-8	3mm x 3mm	3	_	U8+1
MAX9585AUB+	10 μMAX-10	3mm x 3mm	4	_	U10+2


Note: All devices are specified over the -40°C to +125°C operating temperature range. +Denotes a lead-free package.

Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

'D' AND 'E1' ARE REFERENCE DATUM AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE BOTTOM PARTING LINE. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15mm ON "D" AND 0.25mm ON "E" PER SIDE.

THE LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.07mm TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION.

DATUM PLANE "H" LOCATED AT MOLD PARTING LINE AND COUNCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT THE BOTTOM OF PARTING LINE.

THE LEAD TIPS MUST LINE WITHIN A SPECIFIED TOLERANCE ZONE. THIS TOLERANCE ZONE IS DEFINED BY TWO PARALLEL LINES. ONE PLANE IS THE SEATING PLANE, DATUM (-C-J) AND THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FROM (-C-J) IN THE DIRECTION INDICATED. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITH 0.10mm AT SEATING PLANE.

6. THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-193 EXCEPT FOR THE "e" DIMENSION WHICH IS 0.95mm INSTEAD OF 1.00mm. THIS PART IS IN FULL COMPLIANCE TO EIAJ SPECIFICATION SC-74.

 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.09mm.

8. VARPAGE SHALL NOT EXCEED 0.10mm.

9. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 PP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

10 MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.

11. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND LEAD FREE (+) PACKAGE CODES.

SYMBOLS						
	MIN NOM MAX					
Α	-	-	1.10			
A1	0.00	0.075	0.10			
A2	0.85	0.88	0.90			
A3		0.50 BSC				
b	0.30	-	0.45			
b1	0.25	0.35	0,40			
С	0.15	-	0.20			
c 1	0.12	0.127	0.15			
D	2.80	2.90	3.00			
E		2.75 BSC				
E1	1.55	1.60	1.65			
L	0.30	0.40	0.50			
e1	1.90 BSC					
е	0.95 BSC					
oc	0*	4*	8*			
aaa	0.20					
Pkg. c	Pkg. codesi Z6-1; Z6-2					

DALLAS SEMICONDUCTOR	111	/X	I/V	\setminus
ITITI F:				


PACKAGE DUTLINE, 6L THIN SDT23, (LDW PROFILE)

APPROVAL DOCUMENT CONTROL NO. REV. 2/2

-DRAWING NOT TO SCALE-


Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Revision History

Pages changed at Rev 1: 1, 2, 20

Pages changed at Rev 2: 1, 2, 6, 11-15 (deleted some

package outlines)

Pages changed at Rev 3: 1, 15 Pages changed at Rev 4: 1–4, 8, 15 Pages changed at Rev 5: 1, 8, 15

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.